C

CENTRALE LYON

CENTRALE LYON - Post-Doctoral Position Ferroelectric-Based Ternary Computing: From Circuit Design to System-Level Integration Scientific Context

location_on Ecully, Auvergne-Rhône-Alpes, France, France
schedule Posted 12 hours ago
work Full Time
public Source: Arbeitnow

About the Role

Energy efficiency remains one of the foremost challenges in modern computing, spanning from edge IoT devices to high-performance data centers. Conventional CMOS-based architectures are approaching fundamental physical limits, while the "memory wall" — data transfers between processor and memory accounting for 70 to 90% of total system energy — continues to worsen with the ever-growing demands of data-intensive workloads such as deep neural networks and signal processing pipelines.

In-Memory Computing (IMC) has emerged as a disruptive paradigm to overcome these bottlenecks by embedding arithmetic operations directly within memory arrays, drastically reducing data movement. In this landscape, ferroelectric field-effect transistors (FeFETs) stand out as particularly compelling devices: fully compatible with standard CMOS fabrication processes, non-volatile, reconfigurable, and capable of storing intermediate polarization states — a property that naturally enables ternary logic within a single device.

The Post-Doctoral position will cover at least one of the following tasks:

•
Design Standard Cell Technology Library based on FeFET devices developed at INL in order to be used with synthesis flow.

•
Design and optimize ternary arithmetic units (multiply-accumulate units, adders, comparators) based on the FeFET ternary gate library developed within the project, targeting area, power, and timing closure under realistic process constraints.

•
Develop and refine system-level models of FeFET-based ternary IMC units, abstracting circuit-level characterization results into architecture simulators, enabling design space exploration across the full heterogeneous system.

•
Investigate hardware/software co-design strategies for mapping real-world applications — particularly convolutional neural networks (CNNs) and signal processing kernels — onto the ternary IMC fabric, exploiting approximate computing techniques to trade precision for energy efficiency.

•
Assess and benchmark the energy, performance, and accuracy trade-offs of ternary IMC against binary CMOS and binary NVM-based IMC reference implementations, using both synthetic benchmarks and real application workloads.

•
Contribute to the definition of a design methodology for ternary ferroelectric circuits, including EDA tool flows, cell library characterization guidelines, and design rules, with the aim of enabling broader community adoption.

Required Candidate Profile

The ideal candidate holds a PhD in microelectronics, computer architecture, or a closely related field, and demonstrates at least one of the following hard skills:

•
Circuit and architecture design: Strong expertise in digital circuit design flows and computer architecture, with hands-on experience using industrial EDA tools (Cadence Virtuoso/Spectre, Synopsys). Experience with standard-cell library characterization is a plus.

•
Emerging memory technologies: Solid knowledge of non-volatile memory devices, preferably including ferroelectric materials (FeFET, FeCap) or resistive memories (RRAM, PCM). Familiarity with compact modeling is an asset.

•
System-level design and simulation: Experience with architecture-level simulation frameworks and hardware/software co-design methodologies. Knowledge of RISC-V ecosystems is a plus.

•
Application domains: Familiarity with deep neural network inference workloads and/or digital signal processing pipelines, particularly in the context of approximate or energy-constrained computing.

•
Programming: Proficiency in HDL (Verilog, VHDL, Verilog-A) and scripting languages (Python, Shell) for design automation and simulation.

Soft skills: Scientific leadership, ability to coordinate with PhD students and international partners, strong publication record consistent with career stage, and excellent written and oral communication in English.

Language: Fluent scientific English is mandatory. French is not required but is welcome.

Find more English Speaking Jobs in France on Arbeitnow

Requirements

Qualifications

  • Experience: 3+ Years

Skills & Languages

Energy Accounting power IOT Soft Skills EDA Tools CMOS Digital Circuit Design Processing Fabrication Energy Efficiency circuit

analytics Market & Role Insights

trending_up In-Demand Companion Skills

Co-occurring in similar roles

Across active Energy, Accounting, power positions on Jobsfiy, these complementary skills appear most frequently:

Building 30% demand
AI 23% demand
software 21% demand
Engineer 21% demand

Tip: Highlighting these companion skills in your resume can increase your match score during applicant screening.

payments Estimated Market Compensation

100 comparable listings
₹25,000 – ₹55,000 / year

Market Median: ₹34,500. Range reflects the 25th to 75th percentile of similar active roles on Jobsfiy.

speed Category Snapshot: INL - Institut des Nanotechnologies de Lyon

Active Category Roles

3+

Remote Flexibility

0% Remote

Target Experience

Mid-level

Education Details

school

Minimum Education

PhD

workspace_premium

Accepted Degrees

PhD

check_circle Notification